## Lasertec

#### **PRESS RELEASE**

#### **Lasertec Corporation**

2-10-1 Shin-yokohama, Kohoku-ku, Yokohama (Code 6920 / Tokyo Stock Exchange, 1st Section)

### Lasertec launches a new wafer edge inspection system, EZ300

Yokohama, Japan, November 26, 2015 – Lasertec Corporation announced today that it has launched EZ300, a wafer edge inspection system of new concept that contributes to higher yields at wafer edges in the production of semiconductor chips. Lasertec will introduce the new product at SEMICON Japan 2015 in Tokyo Big Sight on December 16 to 18 and illustrate how the new tool can be utilized effectively.

EZ300 uses confocal optics, a core technology of Lasertec, for inspection, review and measurement of wafer edges and embodies "All in One Concept" covering the entire inline inspection needs up to root cause analysis for each defect type within a single platform.

Until today, it was considered a tough challenge to detect and identify defects of interest (DOI) at wafer edges in production lines. EZ300 offers a solution to the challenge with a combination of its high-resolution confocal optics and proprietary software algorithm, making it possible to perform automatic defect classification, including pit/bump analysis, and size measurement during inspection. This will enable users to establish in-line QC based on statistical process control (SPC) and to track down the cause of chip defects.

Hitherto-available wafer edge inspection tools require the use of SEM or AFM for defect classification and measurement. The conventional method is time-consuming and costly because defect position matching for multiple tools takes a long time. In contrast, EZ300 single-handedly offers 3D measurement of defects - width, height and roughness - based on its high-resolution reviews as well as defect classification based on image processing, thereby helping users achieve quick process feedback and optimization.

The scaling of integrated circuits has brought a significant increase in the number of transistors printed on a chip, achieving power saving, higher performance and lower cost. However, further scaling will likely face various technical difficulties such as leak electricity. In this background, the industry is considering to improve yields at wafer edges in order to increase overall productivity in the existing manufacturing process.

Losertec

Furthermore, the introduction of 3D IC using through silicon via (TSV) and 3D memory

chips with vertically formed transistors has brought new processes that make the

quantitative management of wafer edges more important.

EZ300 is a system that performs inspection, review and measurement altogether to

address such customer needs. It is a versatile tool that meets the requirements of in-line

quantitative management and process development analysis. Lasertec will continue its

effort to facilitate yield improvement and higher productivity using its core technologies

and contribute to the further progress of the semiconductor industry.

[Key Features]

Defect inspection using high contrast images from confocal optics

Automatic defect classification including pit/bump analysis by proprietary algorithm

High-resolution 3D measurement that facilitates defect type identification and

estimation

(Applications)

Quantitative management of wafer edges for in-line QC and early warning of process

errors

Follow-on analysis of chip defects at wafer edges using SPC

Root cause analysis of yield loss at wafer edges

About Lasertec:

Lasertec Corporation is a leader in inspection and metrology using applied optics. In 1976,

Lasertec developed a world's first photomask defect inspection system that introduced an

innovative quality control method. Since then, Lasertec has launched unique products such

as MATRICS-series mask inspection system, MAGICS-series mask blank inspection system

and MPM-series phase-shift measurement system, all of which play an important role in

photomask quality enhancement and production process management. Recently, Lasertec

is applying its core technologies to semiconductor device production processes and providing

creative solutions to wafer inspection and measurement needs. Lasertec is dedicated to the

creation of unique solutions and new value and will continue taking on new challenges by

launching innovative products. For more information, go to www.lasertec.co.jp/en.

Contacts:

In Japan: Ryoichiro Sato

Assistant Manager, Solution Sales Department 3

Phone: +81-45-478-7337

- 2 -

# Lasertec

Fax: +81-45-478-7333

E-mail: <a href="mailto:sales@Lasertec.co.jp">sales@Lasertec.co.jp</a>

In North America: Yuji Asakawa

Phone: +1-408-437-4065

E-mail: <a href="mailto:yasakawa@Lasertecus.com">yasakawa@Lasertecus.com</a>

In Europe: Katsuya Sugimoto Phone: +49-174-243-1613

E-mail: ksugimoto@Lasertecus.com

In Korea: Lim Choon Gab
Phone: +82-31-8015-0540
E-mail: cqlim@Lasertec.co.kr

In Taiwan: Jessie Pao Phone: +886-3-6579120

E-mail: jessie.pao@Lasertectaiwan.com